JPS623981B2 - - Google Patents
Info
- Publication number
- JPS623981B2 JPS623981B2 JP55165790A JP16579080A JPS623981B2 JP S623981 B2 JPS623981 B2 JP S623981B2 JP 55165790 A JP55165790 A JP 55165790A JP 16579080 A JP16579080 A JP 16579080A JP S623981 B2 JPS623981 B2 JP S623981B2
- Authority
- JP
- Japan
- Prior art keywords
- conductive layer
- silicon substrate
- film
- semiconductor device
- bonding pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Formation Of Insulating Films (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16579080A JPS5790962A (en) | 1980-11-27 | 1980-11-27 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16579080A JPS5790962A (en) | 1980-11-27 | 1980-11-27 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5790962A JPS5790962A (en) | 1982-06-05 |
JPS623981B2 true JPS623981B2 (en]) | 1987-01-28 |
Family
ID=15819037
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16579080A Granted JPS5790962A (en) | 1980-11-27 | 1980-11-27 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5790962A (en]) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0828360B2 (ja) * | 1986-11-19 | 1996-03-21 | ソニー株式会社 | 半導体装置 |
KR20010057340A (ko) * | 1999-12-22 | 2001-07-04 | 박종섭 | 패드 구조 |
-
1980
- 1980-11-27 JP JP16579080A patent/JPS5790962A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5790962A (en) | 1982-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930005949B1 (ko) | 반도체 디바이스 제조공정 | |
US5470793A (en) | Method of via formation for the multilevel interconnect integrated circuits | |
JP3305211B2 (ja) | 半導体装置及びその製造方法 | |
KR100835382B1 (ko) | 향상된 신뢰성을 갖는 구리 금속화를 위한 본드 패드 구조 및 그것의 제조 방법 | |
US5309025A (en) | Semiconductor bond pad structure and method | |
JPH05335529A (ja) | 半導体装置およびその製造方法 | |
JP2003031575A (ja) | 半導体装置及びその製造方法 | |
US20020055248A1 (en) | Method for forming a top interconnection level and bonding pads on an integrated circuit chip | |
EP0122631B1 (en) | Electronic device having a multi-layer wiring structure | |
KR100307295B1 (ko) | 절연층 및 그 형성방법 | |
US6873047B2 (en) | Semiconductor device and manufacturing method thereof | |
JPS594853B2 (ja) | 半導体装置 | |
JP3457277B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JPH05175191A (ja) | 積層導電配線 | |
EP0177251A1 (en) | A semiconductor device having a reliable bonding pad structure | |
JPS623981B2 (en]) | ||
US6365521B1 (en) | Passivation for tight metal geometry | |
KR100477821B1 (ko) | 반도체소자의금속배선형성방법 | |
JP3235542B2 (ja) | 半導体装置およびその製造方法 | |
KR100346596B1 (ko) | 반도체 장치의 본딩 패드 형성 방법 | |
JPH0330986B2 (en]) | ||
JPH0982747A (ja) | 半導体装置のパッド電極構造及びその製造方法 | |
JPS6239823B2 (en]) | ||
KR0168164B1 (ko) | 반도체 소자의 제조방법 | |
JP3447896B2 (ja) | Sog塗布膜の形成方法およびこれを用いた配線構造の形成方法 |